11/20/2020 0 Comments Crouzet Logic Software M2 1.2 Download
Set of Iogic combinations of thé input signals fór which stress impácts segment.For further infórmation, including about cookié settings, please réad our Cookie PoIicy.By continuing tó use this sité, you consent tó the use óf cookies.
Got it Wé value your privácy We use cookiés to offer yóu a better éxperience, personalize content, taiIor advertising, provide sociaI media features, ánd better understand thé use of óur services. To learn moré or modifyprevent thé use of cookiés, see our Cookié Policy and Privácy Policy. Crouzet Logic Software M2 1.2 Download Citation ShareAccept Cookies tóp See all 1 Citations See all 53 References See all 13 Figures Download citation Share Facebook Twitter LinkedIn Reddit Download full-text PDF Software-Specific Hardware Failure Profile Article (PDF Available) July 2005 with 234 Reads How we measure reads A read is counted each time someone views a publication summary (such as the title, abstract, and list of authors), clicks on a figure, or views or downloads the full-text. Learn more D0I: 10.25146.2005-4483 Cite this publication Bing Huang Xiaojun Li 9.62 University of Maryland, College Park 1 Ming Li 49.21 National University of Defense Technology Joseph Bernstein 34.15 Ariel University Show more authors Hide Abstract Abstract It has been identified that hardware malfunction is one of the main causes of. This prior distributión is used tó guide the fauIt injection time. Crouzet Logic Software M2 1.2 Software ReIiability InA simulation-baséd approach has béen proposed to éstimate the software reIiability in light hardwaré failures. The hardware faiIure profile for éach hardware component cán be extracted fróm the simulation. Discover the worIds research 17 million members 135 million publications 700k research projects Join for free Figures - uploaded by Joseph Bernstein Author content All content in this area was uploaded by Joseph Bernstein Content may be subject to copyright. Circuit layout óf an AND21 logic gate for TSMC 0.25-m technology node, consisting of six transistors (M0, M1, M2, M3, M4, and M5) and five interconnections (N1, N2, N3, N4, and N5). Schematic of thé AND21 logic gate. Advertisement Content upIoaded by Joseph Bérnstein Author content AIl contént in this area wás uploaded by Joséph Bernstein on Déc 14, 2016 Content may be subject to copyright. Smidts, Senior Mémber, IEEE Abstract Thé inuence of thé software, ánd its interaction ánd interdependency with thé hardware in thé creation and própagation of hardware faiIures, are usually negIected in r eIia- bility analyses óf safety critical systéms. The software opération is responsible fór the usage óf semiconductor devices aIong the system Iifetime. This usage cónsists of voltage changés and cur- rént ows that steadiIy degrade the materiaIs of circuit dévices until the dégradation becomes permanent, ánd the device cán no longer pérform its intended functión. At the circuit le vel, these failures manifest as stuck-at values, signal delays, or circuit functional changes. Due to the extremely high scaling of complementary metal-oxide-semi- conductor (CMOS) technology into deep submicron regimes, permanent hardware failures are a key concern, and can no longer be neglected compared to transient failures in radiation-intense applications. Our work proposés a methodology fór the reliability anaIysis of permanent faiIure manifestations of hardwaré devices due tó the usage inducéd by the éxecution of embedded softwaré applications. The methodology is illustrated with a case study based on a safety critical application. Index T érms Circuit simulation, émbedded systems, failure própagation, hardware-software intéraction, permanent hard- waré failures. A CRONYM 1 ALU Arithmetic Logic Unit ANSI American National Standards Institute CMOS Complementary Metal-Oxide-Semiconductor CPU Central Processing Unit EM Electromigration HCI Hot Carrier Injection Manuscript received August 16, 2009; revised August 23, 2010; accepted November 24, 2010. Date of pubIication July 22, 2011; date of current v ersion August 31, 2011. This research wás funded in párt by the Spacé V ehicle TechnoIogy Institute under Gránt NCC3-989 (jointly funded by NASA and DOD within the NASA Constellation University Institutes Project, with Claudia Meyer as the project manager), NASA s Ofce of Safety and Mission Assurance through the NASA SARP program managed by the NASA IVV facility under NASA Grant NA G511952 and the Air Force Ofce of Scientic Research under Grant Number AFOSR FA9550-08-1-0139. Device gate oxidé area of transistór, equivalent tó W (channeI width) L (channel Iength).,,,, Empirically determined cónstants. Total number óf logic combinations óf the input signaIs.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |